# 64-Channel Serial To Parallel Converter With P-Channel Open Drain Controllable Output Current 

## Ordering Information

| Device | Package Options |  |  |  |
| :--- | :---: | :---: | :---: | :---: |
|  | 80-Lead Quad <br> Ceramic Gullwing | 80 Lead Quad <br> Plastic Gullwing | Die | 80 Lead Quad <br> Ceramic Gullwing <br> (MIL-Std-833 Processed*) |
|  | HV57009DG | HV57009PG | HV57009X | RBHV57009DG |

For Hi-Rel process flows, refer to page 5-3 of the Databook.

## Features

- Processed with $\mathrm{HVCMOS}^{\circledR}$ technology
- 5V CMOS Logic
- Output voltage up to -85V
- Output current source control
- 16MHz equivalent data rate
- Latched data outputs
- Forward and reverse shifting options (DIR pin)
$\square$ Diode to $V_{D D}$ allows efficient power recovery
- Hi-Rel processing available


## Absolute Maximum Ratings

| Supply voltage, $\mathrm{V}_{\text {DD }}{ }^{1}$ | -0.5 V to +7.5 V |
| :---: | :---: |
| Output Voltage, $\mathrm{V}_{\mathrm{NN}}{ }^{1}$ | $\mathrm{V}_{\mathrm{DD}}+0.5 \mathrm{~V}$ to -95 V |
| Logic input levels ${ }^{1}$ | -0.3 V to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| Ground Current ${ }^{2}$ | 1.5A |
| Continuous total power dissipation ${ }^{3}$ | Plastic 1200 mW |
|  | Ceramic 1900mW |
| Operating temperature range | Plastic $\quad-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
|  | Ceramic $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Storage temperature range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead temperature 1.6 mm ( $1 / 16$ inch from case for 10 seconds | $260^{\circ} \mathrm{C}$ |

## Notes:

1. All voltages are referenced to $\mathrm{V}_{\mathrm{ss}}$.
2. Limited by the total power dissipated in the package.
3. For operation above $25^{\circ} \mathrm{C}$ ambient derate linearly to maximum operating temperature at $20 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ for plastic and at $19 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ for ceramic.

## General Description

The HV570 is a low-voltage serial to high-voltage parallel converter with P-channel open drain outputs. This device has been designed for use as a driver for plasma panels.

The device has two parallel 32-bit shift registers, permitting data rate twice the speed of one (they are clocked together). There are also 64 latches and control logic to perform the blanking of the outputs. $\mathrm{HV}_{\text {out }} 1$ is connected to the first stage of the first shift register through the blanking logic. Data is shifted through the shift registers on the logic low to high transition of the clock. The DIR pin causes CCW shifting when connected to $\mathrm{V}_{\mathrm{sS}}$, and CW shifting when connected to $\mathrm{V}_{\mathrm{DD}}$. A data output buffer is provided for cascading devices. This output reflects the current status of the last bit of the shift register ( $\mathrm{HV}_{\text {OuT }} 64$ ). Operation of the shift register is not affected by the $\overline{\mathrm{LE}}$ (latch enable), or the $\overline{\mathrm{BL}}$ (blanking) inputs. Transfer of data from the shift registers to latches occurs when the LE input is high. The data in the latches is stored when $\overline{\mathrm{LE}}$ is low.

The HV570 has 64 channels of output constant current sourcing capability. They are adjustable from 0.1 to 2.0 mA through one external resistor or a current source.

## Electrical Characteristics

DC Characteristics (All voltages are referenced to $\mathrm{V}_{\mathrm{ss}}, \mathrm{V}_{\mathrm{Ss}}=0, \mathrm{TA}=25^{\circ} \mathrm{C}$ )

| Symbol | Parameter |  | Min | Max | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{DD}}$ | $\mathrm{V}_{\mathrm{DD}}$ supply current |  |  | 15 | mA | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{DD}}, \max \\ & \mathrm{f}_{\mathrm{CLK}}=8 \mathrm{MHz} \end{aligned}$ |
| $\mathrm{I}_{\mathrm{NN}}$ | High voltage supply current |  |  | -10 | $\mu \mathrm{A}$ | Outputs off, $\mathrm{HV}_{\text {OUT }}=-85 \mathrm{~V}$ (total of all outputs) |
| $\mathrm{I}_{\text {DDQ }}$ | Quiescent $\mathrm{V}_{\mathrm{DD}}$ supply current |  |  | 100 | $\mu \mathrm{A}$ | $\begin{aligned} & \text { All inputs }=V_{\text {DD }}, \text { except } \\ & +I N=V_{S S}=G N D \end{aligned}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output | Data out | $\mathrm{V}_{\mathrm{DD}}-0.5$ |  | V | $\mathrm{I}_{\mathrm{O}}=-100 \mu \mathrm{~A}$ |
|  |  | HV ${ }_{\text {OUT }}$ | +1 | $\mathrm{V}_{\mathrm{DD}}$ | V | $\mathrm{I}_{0}=-2 \mathrm{~mA}$ |
| $\mathrm{V}_{\text {OL }}$ | Low-level output | Data out |  | +0.5 | V | $\mathrm{I}_{\mathrm{O}}=100 \mu \mathrm{~A}$ |
| $\mathrm{I}_{\mathrm{H}}$ | High-level logic input current |  |  | 1 | $\mu \mathrm{A}$ | $\mathrm{V}_{1 H}=\mathrm{V}_{\mathrm{DD}}$ |
| $\mathrm{I}_{\text {LL }}$ | Low-level logic input current |  |  | -1 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {IL }}=0 \mathrm{~V}$ |
| $\mathrm{I}_{\mathrm{CS}}$ | HV output source current |  |  | -2 | mA | $\mathrm{V}_{\text {REF }}=2 \mathrm{~V}, \mathrm{R}_{\mathrm{EXT}}=1 \mathrm{~K},$ <br> see Figures 8 a and 8 b |
|  |  |  | -0.1 |  | mA | $\mathrm{V}_{\mathrm{REF}}=0.1 \mathrm{~V}, \mathrm{R}_{\mathrm{EXT}}=1 \mathrm{~K},$ <br> see Figure 8a and 8b |
| $\Delta \mathrm{l}_{\text {cs }}$ | HV output source current for $\mathrm{I}_{\text {REF }}=2.0 \mathrm{~mA}$ |  |  | 10 | \% | $V_{\text {REF }}=2 \mathrm{~V}, \mathrm{R}_{\text {EXT }}=1 \mathrm{~K}$ |

Notes 1: Current going out of the chip is considered negative.

AC Characteristics (Logic signal inputs and Data inputs have $\mathrm{t}_{\mathrm{r}}$, $\mathrm{t}_{\mathrm{f}} \leq 5 \mathrm{~ns}$ [10\% and $90 \%$ points] for measurements)

| Symbol | Parameter | Min | Max | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\text {LLK }}$ | Clock frequency | DC | 8 | MHz | Per register |
| $\mathrm{t}_{\text {WL }}, \mathrm{t}_{\text {WH }}$ | Clock width high or low | 62 |  | ns |  |
| $\mathrm{t}_{\text {su }}$ | Data set-up time before clock rises | 10 |  | ns |  |
| $\mathrm{t}_{\mathrm{H}}$ | Data hold time after clock rises | 15 |  | ns |  |
| $\mathrm{t}_{\text {ON }}$, $\mathrm{t}_{\text {OFF }}$ | Time for latch enable to $\mathrm{HV}_{\text {Out }}$ |  | 500 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |
| $\mathrm{t}_{\text {DHL }}$ | Delay time clock to data high to low |  | 70 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |
| $\mathrm{t}_{\text {DLH }}$ | Delay time clock to data low to high |  | 70 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |
| $\mathrm{t}_{\text {DLE }}$ | Delay time clock to $\overline{\overline{L E}}$ low to high | 25 |  | ns |  |
| $\mathrm{t}_{\text {WLE }}$ | Width of $\overline{\mathrm{LE}}$ pulse | 25 |  | ns |  |
| $\mathrm{t}_{\text {SLE }}$ | $\overline{\mathrm{LE}}$ set-up time before clock rises | 0 |  | ns |  |
| $\mathrm{t}_{\mathrm{r}} \mathrm{t}_{\mathrm{f}}$ | Maximum allowable clock rise and fall time (10\% and 90\% points) |  | 100 | ns |  |

Recommended Operating Conditions

| Symbol | Parameter | Min | Max | Units |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ | Logic supply voltage | 4.5 | 5.5 |  |
| $\mathrm{HV}_{\mathrm{OUT}}$ | HV output off voltage | -85 | $\mathrm{~V}_{\mathrm{DD}}$ | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | $\mathrm{V}_{\mathrm{DD}}-1.2 \mathrm{~V}$ | $\mathrm{~V}_{\mathrm{DD}}$ | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Low-level input voltage | 0 | 1.2 | V |
| $\mathrm{f}_{\mathrm{CLK}}$ | Clock frequency per register | DC | 8 | MHz |
| $\mathrm{T}_{\mathrm{A}}$ | Operating free-air temperature | Plastic | -40 | +85 |
| ${ }^{2}$ | Ceramic | -55 | ${ }^{\circ} \mathrm{C}$ |  |

Note:
Power-up sequence should be the following:

1. Connect ground.
2. Apply $\mathrm{V}_{\mathrm{DD}}$.
3. Set all inputs to a known state.

Power-down sequence should be the reverse of the above.

## Figure 1: Input and Output Equivalent Circuits



Figure 2: Switching Waveforms


Figure 3: Functional Block Diagram


Note: Each SR (shift register) provides 32 outputs. SR1 supplies outputs 1 to 32 and SR2 supplies outputs 33 to 64 .

Figure 4: Function Table

| Function | Inputs |  |  |  |  | Outputs |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Data In | CLK | $\overline{\text { LE }}$ | $\overline{B L}$ | DIR | Shift Reg | HV Outputs | Data Out |
| All O/P High | X | X | X | L | X | * | ON | * |
| Data Falls Through (Latches Tansparent) | L | $\stackrel{\rightharpoonup}{*}$ | H | H | X | L....L | ON | L |
|  | H | 4 | H | H | X | H.... H | OFF | H |
| Data Stored in Latches | X | X | L | H | X | * | Inversion of Stored Data | * |
| I/O Relation | $\mathrm{D}_{1 / 0} 1-2 \mathrm{~A}$ | $\stackrel{\rightharpoonup}{*}$ | H | H | H | $Q_{n} \rightarrow Q_{n+1}$ | New ON or OFF | $\mathrm{D}_{1 / 0} 1-2 \mathrm{~B}$ |
|  | $\mathrm{D}_{1 / 0} 1-2 \mathrm{~A}$ | $\stackrel{\rightharpoonup}{5}$ | L | H | H | $Q_{n} \rightarrow Q_{n+1}$ | Previous ON or OFF | $\mathrm{D}_{1 / 0} 1-2 \mathrm{~B}$ |
|  | $\mathrm{D}_{1 / 0} 1-2 \mathrm{~B}$ | $\wedge$ | L | H | L | $\mathrm{Q}_{\mathrm{n}} \rightarrow \mathrm{Q}_{\mathrm{n}-1}$ | Previous ON or OFF | $\mathrm{D}_{1 / 0} 1-2 \mathrm{~A}$ |
|  | $\mathrm{D}_{1 / 1} 1-2 \mathrm{~B}$ | $\wedge$ | H | H | L | $Q_{n} \rightarrow Q_{n-1}$ | New ON or OFF | $\mathrm{D}_{1 / 0} 1-2 \mathrm{~A}$ |

Notes:

* $=$ dependent on previous stage's state. See Figure 7 for $D_{\text {IN }}$ and $D_{\text {out }}$ pin designation for $C W$ and $C C W$ shift.
$H=V_{D D}$ (Logic) $/ V_{N N}$ (HV Outputs)
$\mathrm{L}=\mathrm{V}_{\mathrm{ss}}$

Figure 5: Pin Configurations

| 80-pin Gullwing Package |  |  |  |
| :---: | :---: | :---: | :---: |
| Pin | Function | Pin | Function |
| 1 | $\mathrm{HV}_{\text {OUT }} 24$ | 41 | $\mathrm{HV}_{\text {OUT }} 64$ |
| 2 | $\mathrm{HV}_{\text {Out }} 23$ | 42 | $\mathrm{HV}_{\text {OUT }} 63$ |
| 3 | $\mathrm{HV}_{\text {OUT }} 22$ | 43 | $\mathrm{HV}_{\text {OUT }} 62$ |
| 4 | $\mathrm{HV}_{\text {OUT }} 21$ | 44 | $\mathrm{HV}_{\text {OUT }} 61$ |
| 5 | $\mathrm{HV}_{\text {Out }} 20$ | 45 | $\mathrm{HV}_{\text {OUT }} 60$ |
| 6 | $\mathrm{HV}_{\text {out }} 19$ | 46 | $\mathrm{HV}_{\text {OUT }} 59$ |
| 7 | $\mathrm{HV}_{\text {OUT }} 18$ | 47 | $\mathrm{HV}_{\text {OUT }} 58$ |
| 8 | $\mathrm{HV}_{\text {OUT }} 17$ | 48 | $\mathrm{HV}_{\text {OUT }} 57$ |
| 9 | $\mathrm{HV}_{\text {out }} 16$ | 49 | $\mathrm{HV}_{\text {OUT }} 56$ |
| 10 | $\mathrm{HV}_{\text {out }} 15$ | 50 | $\mathrm{HV}_{\text {OUT }} 55$ |
| 11 | $\mathrm{HV}_{\text {OUT }} 14$ | 51 | $\mathrm{HV}_{\text {OUT }} 54$ |
| 12 | $\mathrm{HV}_{\text {out }} 13$ | 52 | $\mathrm{HV}_{\text {OUT }} 53$ |
| 13 | $\mathrm{HV}_{\text {out }} 12$ | 53 | $\mathrm{HV}_{\text {OUT }} 52$ |
| 14 | $\mathrm{HV}_{\text {Out }} 11$ | 54 | $\mathrm{HV}_{\text {OUT }} 51$ |
| 15 | $\mathrm{HV}_{\text {OUt }} 10$ | 55 | $\mathrm{HV}_{\text {OUT }} 50$ |
| 16 | $\mathrm{HV}_{\text {OUT }} 9$ | 56 | $\mathrm{HV}_{\text {OUT }} 49$ |
| 17 | $\mathrm{HV}_{\text {OUT }} 8$ | 57 | $\mathrm{HV}_{\text {OUT }} 48$ |
| 18 | $\mathrm{HV}_{\text {OUT }}{ }^{7}$ | 58 | $\mathrm{HV}_{\text {OUT }} 47$ |
| 19 | HV ${ }_{\text {OUT }} 6$ | 59 | $\mathrm{HV}_{\text {OUT }} 46$ |
| 20 | $\mathrm{HV}_{\text {OUT }} 5$ | 60 | $\mathrm{HV}_{\text {OUT }} 45$ |
| 21 | $\mathrm{HV}_{\text {OUT }} 4$ | 61 | $\mathrm{HV}_{\text {OUT }} 44$ |
| 22 | $\mathrm{HV}_{\text {OUT }}{ }^{3}$ | 62 | $\mathrm{HV}_{\text {OUT }} 43$ |
| 23 | $\mathrm{HV}_{\text {out }}{ }^{2}$ | 63 | $\mathrm{HV}_{\text {OUT }} 42$ |
| 24 | $\mathrm{HV}_{\text {OUT }}{ }^{1}$ | 64 | $\mathrm{HV}_{\text {OUT }} 41$ |
| 25 | $\mathrm{D}_{10} 1 \mathrm{~A}$ | 65 | $\mathrm{HV}_{\text {OUt }} 40$ |
| 26 | $\mathrm{D}_{1 / 0} 2 \mathrm{~A}$ | 66 | $\mathrm{HV}_{\text {OUT }} 39$ |
| 27 | N/C | 67 | $\mathrm{HV}_{\text {OUT }} 38$ |
| 28 | N/C | 68 | $\mathrm{HV}_{\text {OUT }} 37$ |
| 29 | $\overline{\text { LE }}$ | 69 | $\mathrm{HV}_{\text {OUT }} 36$ |
| 30 | CLK | 70 | $\mathrm{HV}_{\text {OUT }} 35$ |
| 31 | $\overline{\mathrm{BL}}$ | 71 | $\mathrm{HV}_{\text {OUT }} 34$ |
| 32 | $\mathrm{V}_{\text {ss }}$ | 72 | $\mathrm{HV}_{\text {OUT }} 33$ |
| 33 | DIR | 73 | $\mathrm{HV}_{\text {OUT }} 32$ |
| 34 | $V_{\text {D }}$ | 74 | $\mathrm{HV}_{\text {OUT }} 31$ |
| 35 | -IN | 75 | $\mathrm{HV}_{\text {OUT }} 30$ |
| 36 | $\mathrm{D}_{10} 2 \mathrm{~B}$ | 76 | $\mathrm{HV}_{\text {OUT }} 29$ |
| 37 | $\mathrm{D}_{1 / 0} 1 \mathrm{~B}$ | 77 | $\mathrm{HV}_{\text {OUT }} 28$ |
| 38 | N/C | 78 | $\mathrm{HV}_{\text {OUT }} 27$ |
| 39 | +IN | 79 | $\mathrm{HV}_{\text {OUT }} 26$ |
| 40 | $V_{B P}$ | 80 | $\mathrm{HV}_{\text {OUT }} 25$ |

Figure 6: Package Outline


Figure 7: Shift Register Operation


## Notes:

1. Pin designation for $\mathrm{DIR}=\mathrm{V}_{\mathrm{DD}}$.
2. $A 0.1 \mu \mathrm{~F}$ capacitor is needed between $\mathrm{V}_{\mathrm{DD}}$ and $\mathrm{V}_{\mathrm{BP}}$ (pin 40) for better output current stability and to prevent transient cross-coupling between outputs. See Fig. 8a and 8b.

## Typical Current Programming Circuits



Figure 8a: Negative Control


Figure 8b: Positive Control
*Required if $\mathrm{R}_{\mathrm{EXT}}>10 \mathrm{~K}$ or $\mathrm{R}_{\mathrm{EXT}}$ is replaced by a constant current source.

Since $I_{\text {OUT }}=I_{\text {REF }}=\frac{\left|V_{\text {REF }}\right|}{R_{\text {EXT }}}$
Therefore, if $\mathrm{I}_{\mathrm{OUT}}=2 \mathrm{~mA}$ and $\mathrm{V}_{\text {REF }}=-5 \mathrm{~V} \rightarrow \mathrm{R}_{\mathrm{EXT}}=2.5 \mathrm{~K} \Omega$.
If $\mathrm{I}_{\text {OUT }}=1 \mathrm{~mA}$ and $\mathrm{R}_{\text {EXT }}=1 \mathrm{~K} \Omega \rightarrow \mathrm{~V}_{\text {REF }}=-1 \mathrm{~V}$.

If $R_{E X T}>10 K \Omega$, add series network $R_{D}$ and $C_{D}$ to ground for stability as shown.

This control method behaves linearly as long as the operational amplifier is not saturated. However, it requires a negative power source and needs to provide a current $\mathrm{I}_{\text {REF }}=\mathrm{I}_{\text {OUT }}$ for each HV570 chip being controlled.

If $\mathrm{HV}_{\text {OUT }} \geq+1 \mathrm{~V}$, the $\mathrm{HV}_{\text {OUT }}$ cascode may no longer operate as a perfect current source, and the output current will diminish. This effect depends on the magnitude of the output current.

Given $\mathrm{I}_{\mathrm{OUT}}$ and $\mathrm{V}_{\text {REF }}$, the $\mathrm{R}_{\mathrm{EXT}}$ can be calculated by using:
$R_{\text {EXT }}=\frac{V_{\text {REF }}}{I_{\text {REF }}}=\frac{V_{\text {REF }}}{I_{\text {OUT }}}$
The intersection of a set of $\mathrm{I}_{\mathrm{OUT}}$ and $\mathrm{V}_{\text {REF }}$ values can be located in the graph shown below. The value picked for $R_{E X T}$ must always be in the shaded area for linear operation. This control method has the advantage that $V_{\text {REF }}$ is positive, and draws only leakage current. If $R_{E X T}>10 K$, add series network $R_{D}$ and $C_{D}$ to ground for stability as shown.

Note: Lower reference current $I_{\text {REF }}$, results in higher distortion, $\Delta \mathrm{I}_{\text {cs }}$, on the output.


